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zero value, €he cathode ray beam is deflected both hori- 
zontally and vertically with voltages having the same 
frequency but 90" displaced from each other. By Scv-  
ning the cathode ray beam a number of times at each dls- 
Crete position, adequate screen brightness for visual or 
photographic read out is attained. 
It is, accordingly, an object of the present invention 
to provide a new and improved system for monitoring bi- 
It is another object of the present invention to pro- 
vide a system for displaying binary ones and zeros @ 
numerical form in response to corresponding signals in 
a binary wave train. 
Still an additional object of the present invention is 
15 to provide a system for displaying numerical binary ones 
and zeroes indicative of bits in a wave train, which sys- 
locations with stair step generators. At each location a tem is less complex, less expensive and has higher speed 
one or zero is written utilizing Lissajous pattern tech- capabilities than prior art systems. 
niques. If the binary signal being monitored is a zero, Still another object of the present invention is to pro- 
orthogonal sinusoidal voltages are applied to a particular 20 vide a system for displaying bright numerical characters 
discrete location on the CRT face while a binary One indicative of the levels of a binary bit wave train. 
signal causes only one of the sinusoids to be applied to Yet another object of the present invention is to pro- 
the CRT. vide a system for displaying binary bits in a wave train 
with a cathode ray tube displaying having ones and zeros 
The invention disclosed herein was made by em- The above and still further objects, €eatures and ad- 
ployees of the United States Government and may be vantages of the present invention will become apparent 
manufactured and used bY Or for the Government for upon consideration of the following detailed description 
governmental purposes without the payment of any royal- of one specific embodiment thereof, especially when 
ties thereon or therefor. 30 taken in conjunction with the accompanying drawings, 
The present invention relates generally to data display wherein: 
systems and more particularly to a system for displaying FIGURE 1 is a block diagram of the preferred embodi- 
binary one and zero indications at a plurality of discrete merit of the present invention; 
locations where in a pair of sinusoidal voltages displaced FIGURE 2 is a series of waveforms indicating t h i n g  
90" from each Other SelectiVelY deflect a display spot 3s voltages derived with the circuit of FIGURE 1; 
image. FIGURES 3A-3D are waveforms indicating the rela- 
The growing CompIexitY of n m & ~ n  digital telemetry tionship between signal voltages applied to the cathode 
systems has produced a requirement for improved systems ray tube of FIGURE 1 and raeived data; and 
for monitoring large quantities of digital information FIGURE 4 is a pictorial representation of a com- 
during the design and testing Phases of many Programs- 40 plete data frame presented by the cathode ray tube of 
In particular, a problem area has existed where real-time FIGURE 1, 
system operation is concerned. Reference is now made to FIGURE 1 of the drawings 
Prior art digital display Systems require, in many in- wherein a source of bi-level binary non-return-to-zero 
stances, a display light and memory device for each (NRZ) signal is applied to lead 1% from any suitable 
data bit displayed or presented. These prior art devices 45 source. m e  non-return-to-zero serial wave train 13 on 
are inherently slow and necessitate data Storage prior to lead 1% has a repetition rate of 1 kc.* with transi&ns 
read-out of waveforms having relatively rapid bit rates. oGcurring synchronously with pulses from 1 kc. clock 
Other digital display techniques employed in the Prior Source 12. An exemplaqr wave &~ having binary se- 
art utilize oscilloscope, cathode ray tube (CRT) displays quence of 011@1@ is illustrated by waveform B13 while 
wherein data is presented in non-return-to-zero ( N E )  50 synchronous pulses from source 112 are indicated by wave- 
wave shape form rather than as a plurality of numerals. form 14. 
Where display lights and print out systems are utilized to The non-return-to-zero serial wave train 13 derived on 
indicate binary wave train bits, cost is fmPently a lead 11 is generated as a recurring signal having 256 
prohibiting factor and data analysis time is extensive, 
whereby adaptation to real time analysis is extremely 55 
difficult. Those systems wherein waveforms of NRZ data 
are displayed directly on a CRT have the disadvantage 
that analysis on a bit-by-bit or word-by-wurd basis is diffi- 
cult to  discern since the ones and zeroes are not easily Control of gate 17 is via divide by 256 frequency di- 
aligned by the human eye. 60 vider 18, supplied with pulses from clock source 12 
According to the present invention, a display system through OR gate 3L9, as well as  AND gates 211 and 22. 
is provided wherein the binary ones and zeros of a wave AND gate 22 is also responsive to the output of differ- 
train are displayed directly as numerical ones and zeros entiator 23 that derives a short duration, p,sitive going 
on the face of a display. Briefly, the display is derived pulse in response to closure of manually activated spring 
by positioning a CRT beam at a plurality of discrete hor- 65 biased switch 24 that couples the positive DC potential 
izontal locations along a plurality of vertically disposed at  terminal 25 to the differentiator input. "he pulse from 
lines. At each position, a one or zero is written onto differentiator 23 has a sufficient duration to be in time 
the face of the CRT by utilizing Lissajou pattern tech- coincidence with one and only one pulse from clock 
niques. When the signal has a binary one value, a sinusoid source 12, whereby a single positive pulse is coupled to 
scans the cathode ray beam a number of times in the ver- the input of frequency divider 18 from AND gate 22 and 
tical direction at a discrete location. When the wave train Uk gate 19 in response to closing of switch 24. 
cortespnding with another discrete position has a binary In response to the pulse supplied to divider 18 through 
3,437,874 
LAY FOR ~ ~ ~ A R Y  CHARACTERS 
SWY, Wyattsviile, and Charles E. Cote, %Yea- 
dale, Md., assignors to the United States of America as 
represented by the A d ~ ~ n i s t ~ ~ ~ Q r  of NatiQEd Aero- 
nautics and Space Administration 
Filed Feb. 28, 1967, Ser. NO. 619,908 
Pnt. el. MOlj 29/70 claims nary wave trains. U.S. @I. 315-24 
25 selectively written by Ljssajous figure techniques. 
3,437,874 
AND gate 22, the output of divider 18 is switched from 
a negative to a positive vo age. The positive output volt- 
age of frequency divider 8 is coupled to the input of 
ANcD gate 21, whereby pulses from clock source 12 are 
coupled to the input of divider IS. The output of di- 
vider 18 remains at a positive level while 255 pulses are 
supplied through AND gate 21 by clock 12. 
255th pulse supplied by clock 12 
the output of divider l 8  reverts to 
ailing edge of the divider positive 
output pulse activates differentiator 39 to generate a nega- 
of differentiator 39 
ider 18 to reset the 
the next activation 
of switch 24 brings divider 18 to the zero state. Hence, 
a positive voltage is derived at the output of divider 18 
for a duration equal to 256 clock pulses subsequent to 
each activation of switch 24 and the divider output re- 
mains at zero voltage level at all other times. 
The 256 clock pulse interval positive voltage derived 
from divider I8 opens gate 17, whereby 256 serial non- 
return-to-zero pulses from source 18 are coupled to 
register 15. Register I5 is sequentially advanced under the 
control of clock 12, whereby wave train 13 repeats itself 
for every 256 pulses from clock source 12 and a repeating 
256 bit frame is derived until the next activation of switch 
24. 
Numerical analysis of the binary signals in wave train 
3 is accomplished with cathode ray tube 31 having an 
unblanked cathode ray beam and orthogonal deflection 
plates responsive to the CRT X and Y deflection input 
terminals 32 and 33. Each binary bit in wave train 13 
is numerically displayed on the face of cathode ray tube 
31 at a different discrete position, 16 discrete positions 
being defined along each of the 16 horizontal lines of 
data written onto the CRT face. Positioning the spot 
image of the unblanked cathode ray beam of CRT 31 
at the 256 discrete positions on the CRT face is accom- 
plished with a pair of stair step generators 30 and 34. 
Stair step generators 30 and 34 comprise divide by 16 
frequency dividers 35 and 36 which respectively feed 
digital-to-analog converters 37 and 38. Frequency divider 
35 is directly coupled with pulses from clock source 12 
while the input of frequency divider 36 is responsive t o  the 
output of divider 35. Thereby, the count in divider 35 is 
advanced in response to each pulse from clock 12 while 
the count in divider 36 is advanced in response to each 
transition in the last stage of counter 35, which transi- 
tion occurs simultaneously with every 16th pulse from 
clock 12. Digital-to-analog converters 37 and 38 re- 
spond to the 16 different outputs of dividers 35 and 36 
to derive stair step voltages having 16 discrete steps. The 
output of converter 37 is returned to the bottom step 
simultaneously with each step advance at the output of 
converter 38. Similarly, the output of converter 38 is 
returned to the lowest step after a complete frame of 
256 clock pulses from source 12 has been derived. 
To reset counters 35 and 36 to the zero state syn- 
chronously with the derivation of the first pulse in a 
256 bit frame being derived from register 15, the output 
of divider IS is coupled to reset-to-zero inputs of the 
counters via differentiator 39. Differentiator 39 responds 
to the trailing edge of the divider output, to feed a nega- 
tive short duration pulse to the set-to-zero inputs of 
dividers 35 and 36, whereby both dividers are set to zero. 
In response to both dividers 35 and 36 being set to zero, 
converters 37 and 38 derive voltages commensurate with 
the first bit location in the frame being analyzed. Con- 
verters 37 and 38 respectively drive the X and Y deflection 
31 through summing amplifiers 
With the outputs of converters 37 and 38 at the lowest 
step, as indicated by the upper waveform of FIGURE 2, 
the cathode ray beam of CRT 31 is positioned at the 
location indicated by the numeral 1 on the face of 
the CRT screen. In response to the second pulse from 
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clock source 12, counter 35 is advanced to its second state 
and converter 37 derives an analog voltage that has a 
voltage equal to the second step of the upper waveform 
of FIGURE 2. Simultaneously, the output of converter 
38 remains at the lowest step, as indicated by the lower 
waveform of FIGURE 2. With the outputs of con- 
verters 37 and 38 at the second and lowest steps, respec- 
tively, the unblanked cathode ray beam of CRT 31 is 
translated one step to the left and remains on the top 
line along the display defined by the face of CRT 3B. 
In a similar manner, the CRT cathode ray beam is dis- 
cretely stepped along 16 places on the top line of the 
display. 
In response to the 17th pulse from clock source 12, 
divider 35 is returned to the zero state while divider 36 
is advanced to the first state. In response to the zero 
state of divider 35, converter 37 again derives an output 
equal to the lowest step, returning the beam of CRT 31 
to the extreme right side of the display. Simultaneously, 
the output of converter 38 is advanced to the second step, 
indicated by the lower waveform of FIGURE 2, and the 
cathode ray beam is deflected downwardly to the second 
line of the display. In a similar manner, each bit posi- 
tion for the remaining discrete horizontal and vertical 
locations on the faces of CRT 31 is illuminated by the 
cathode ray beam. 
To write the numerical data at each of the 256 posi- 
tions on the face of CRT 31 in response to  the binary 
zeros and ones in wave train 13, 10 kc. sinusoidal oscil- 
lator 45 is connected to one input of summing amplifier 
42. The 10 kc. output of oscillator 45 is phase advanced 
or retarded 90" in phase shifter 46, the output of which 
is selectively gated to the input of summing amplifier 
41 through gate 47. Gate 47 is closed whenever a posi- 
tive binary one signal occurs in the NRZ wave train, 
whereby the spot i,mage of the CRT is deflected in a 
straight, vertical line that is written onto the face of 
CRT 31 at the space defined by the output voltage of 
converter 37. Gate 47 is opened, Le., passes the sinusoidal 
output of phase shifter 46 to the input of amplifier 41, 
throughout the duration of each binary zero in wave 
train 13 so that a Lissajous pattern in the form of a 
numerical zero is selectively written by the spot image of 
the CRT on the face of CRT 31 for each binary zero in 
wave train 13. To provide zero numerical indications 
that are not perfectly circular but are slightly elliptical 
with a smaller horizontal axis than vertical axis, the am- 
plitude of the 110 kc. phase shifted signal derived by 
amplifier 41 is slightly less than the amplitude of the 10 
kc. signal at the output of amplifier 42. Thereby, vertical 
deflection of the CRT spot image is slightly greater than 
the horizontal deflection to provide a zero having the 
desired shape. 
To enable a complete zero or one to be written onto 
each position of the face of CRT 31, oscillator 45 must 
have a frequency equal a t  least to the bit rate of wave- 
form 13. It is preferred, however, for the oscillator fre- 
quency to be approximately 10 times greater than the 
waveform bit rate to enable an easily read visual indica- 
tion to be derived from the display. 
It is necessary for the peak-to-peak voltage applied 
to amplifiers 41 and 42 by oscillator 45 to have a voltage 
not greater than each step in the output of converters 
37 and 38. This constraint prevents overlap of adjacent 
data bits along each line and between the several lines. 
In actual practice, however, it has been found that the 
peak-to-peak voltage applied to amplifiers 41  and 
preferably not more than one-half each step derived 
from converters 37 and 38. By maintaining the sinusoidal 
character writing voltages less than one-half of each 
step, adequate separation between adjacent zeros and 
ones on the display is derived, as indicated by FIGURE 4. 
To provide a better and more complete understanding 
of the manner in which the present invention functions, 
reference is made to the waveforms indicated by FIG- 
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URES 3A-3D. In FIGURE 3A, the non-return-to-zero 
waveform being monitored is assumed to be 1010101011. 
It is further assumed that this input is displayed on a 
single line on the face of CRT 31, whereby the 10 kc. 
output of oscillator 45, FIGURE 3D, continuously sweeps 
the unblanked cathode ray beam of CRT 31 between 
lines 51 and 52 about the centerline defined by one of 
the steps at the output of converter 38. In response to 
each step at the output of converter 3'9, the cathode ray 
beam of CRT 31 is positioned in the center of each of 
the 16 horizontal positions along the face of CRT 31. 
For the first binary one bit indicated for the NRZ 
input of FIGURE 3A, gate 47 remains closed and the 
cathode ray beam is not horizontally deflected as in- 
dicated in FIGURE 3B. The beam is deflected vertically 
(FIGURE 3D), however, in response to the voltage 
applied to amplifier 42 by oscillator 45 and a line is 
written upwardly and downwardly 10 times, as indicated 
by FIGURE 3C. 
When the next bit in the NRZ wave train 'being moni- 
tored occurs, the output of converter 37 steps the beam 
of CRT 31 one place to the left, as indicated by the step 
in the FIGURE 3B waveform. The second bit in the NRZ 
wave train, FIGURE 3A, has a binary zero value, where- 
by gate 47 is opened. The 10 kc. output of oscillator 
5 is thereby fed, after being phase shifted 90", to the X 
deflection input 32 of CRT 31, as indicated by FIGURE 
3B, The phase shifted input to amplifier 41 translates 
the cathode ray beam horizontally about the center 
position defined by the output of converter 37. Since 
the cathode ray beam is translated horizontally and ver- 
tically at the same frequency, 10 kc., F J G U R S  3B and 
3D, a numerical zero is written onto the face of CRT 
31 for the second bit in the binary wave train, as indi- 
cated by FIGURE 3C. 
In the manner described, and from FIGURES 3A-3D, 
the maner in which binary ones and zeros are written 
onto the face of CRT 31 for each of the 256 bit posi- 
tions recirculating in register 15 is believed obvious. Be- 
cause of the recirculating nature of the date propagating 
through register 15, the same data are written repeatedly 
at  each of the 256 bit positions on the CRT face and 
persistence of vision is maintained with a conventional 
cathode ray tube. 
While a recirculating system may be employed as 
described and illustrated, it is to be understood that data 
from source 16 can be coupled directly in a serial 
manner to gate 47 over a 256 bit frame, without the neces- 
sity for recirculation apparatus, if a storage tube is 
employed in substitution for the conventional CRT illus- 
trated. A storage tube has means included therein for 
providing persistence of vision to any visual indication 
derived. An advantage of the storage tube over the re- 
circulating system is that the numerical display can be 
retained while repeatedly feeding the same wave train 
through gate 46 for another 256 bit frame. By comparing 
the repeated displays thereby derived on the face of CRT 
31, 'bit errors in the wave trains are detected. 
According to  still another modification of the inven- 
tion, rekcdat ing  register 15 can be eliminated and a 
photograph taken with high speed film of the data written 
Onto the face of CRT 31 over a 256 bit frame. The high 
speed photographic film is exposed throughout the 256 
bit frame to provide a visual indication of the binary 
signals in wave train 13. 
While we have described and illustrated one specific 
embodiment of our invention, it will be clear that Ira&- 
tions of the details of construction which are SpNificalIy 
illustrated and described may be made therein without 
departing from the true spirit and scope of the invention 
as defined in the appended claims. 
We claim: 
1. A system for displaying binary zeros and ones in 
(a)  a cathode ray tube display having a single un- 
blanked cathode ray beam; 
(b) a fmt  stair step generator advanced in response to  
each of said bits; 
(c) a second stair step generator advanced in response 
to a predetermined number of said bits, each of said 
stair step generators comprising a counter and a 
digital to analog converter coupled to said counter, 
the counter of each generator having the same maxi- 
mum count; 
(d) means for feeding the last count of the counter of 
the first generator to the input of the counter of the 
second generator to advance the second counter, 
whereby said first generator is reset to  its lowest step 
while said second generator is advanced; 
( e )  an oscillation source deriving a signal at a pre- 
determined frequency equal at least to said constant 
frequency; 
( f )  means for linearly combining the output of said 
oscillator at frequency f and phase @ with the output 
of one of said generators to  derive a first combined 
voltage; 
(g) means for deflecting said beam in a first direction 
in response to said first combined voltage; 
(h) means for deflecting said beam in a second direc- 
tion at right angles to said first direction in response 
to a second voltage; 
(i) means for selectively linearly combining the output 
of said oscillator at frequency f and phase @&90" 
with the output of said other generator to derive said 
second voltage, said last named means including a 
90" phase shifter responsive to  said oscillator and a 
gate responsive to said train to pass the phase shifter 
output in response to each bit having a zero level 
and to blook the phase shifter output in response to 
each bit having a one level; 
(j) and, wherein said frequency f being at least equal 
to the constant frequency, and the oscillator outputs 
combined with the generator outputs having peak- 
to-peak magnitudes less than each step of both gen- 
erators. 
wherein each of said means 
for deflecting includes mea s for limiting the spot deflec- 
50 tion to an extent less than the separation between adja- 
cent ones of said locations in both the X and Y coordinate 
directions. 
3. The system of CI rein f is approximately 
ten times the constant 
4. The system of claim 1 wherein l/f is not greater than 
the interval said display is located at each discrete loca- 
tion. 
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